Tips & Tricks
2. Simulating Wide-Bandgap Semiconductors With Sentaurus Device

2.1 SiC Process and Device Simulation
2.2 AlGaN Process and Device Simulation
2.3 How can I improve convergence in simulations of wide-bandgap-based devices?
2.4 My simulation runs slowly. How can I speed it up?
2.5 Relevant Application Notes
2.6 References

Objectives

2.1 SiC Process and Device Simulation

You can simulate both structure formation and electrical device behavior relevant to SiC technology. Different SiC polytypes are supported such as 3C–SiC, 4H–SiC, and 6H–SiC.

For more information about SiC process simulation, see Section 15. Special Focus: SiC Process Simulation.

To learn how to simulate SiC devices with Sentaurus Device, see Section 15. Special Focus: 4H-SiC PiN Device Breakdown Simulation.

For other examples, see Section 2.5 Relevant Application Notes.

2.2 AlGaN Process and Device Simulation

TCAD Sentaurus provides relevant models to simulate the processing and electrical device behavior of AlGaN/GaN devices.

For more information about AlGaN process simulation, see Section 16. Special Focus: AlGaN Process Simulation.

To find out more about models and settings for AlGaN device simulation, see Section 16. Special Focus: Simulating AlGaN Devices With Sentaurus Device.

For other examples, see Section 2.5 Relevant Application Notes.

2.3 How can I improve convergence in simulations of wide-bandgap-based devices?

Simulations involving wide-bandgap materials are more prone to convergence problems due to the numeric challenges in performing floating-point operations with extremely large and extremely small numbers such as the concentrations of majority and minority carriers in wide-bandgap semiconductors.

2.3.1 Troubleshooting

If you experience convergence problems:

  1. Understand the physics of the device.
    Convergence problems are frequently caused by improper meshing of the structure. A good mesh needs to capture the physics well. For example, depletion regions and impact ionization generation must be captured well to prevent convergence issues.
  2. Tighten up numeric settings.
    For SiC numeric settings, see Section 15.4 SiC-Specific Numeric Parameters.
    For III–nitride numeric settings, see Section 16.6 AlGaN-Specific Numeric Parameters.
  3. To improve convergence in low-density or low-current regions, see Section 6.6 Improving Convergence in Low-Density or Low-Current Regions.
  4. Start the debugging process by switching off all physical models. Then, switch them on again one-by-one to find out which model causes problems.
  5. See if boundary conditions (BCs) are contradictory.
    For example, an electrode touching a semiconductor and an insulator at a corner will apply an Ohmic BC (default) to nodes touching the semiconductor, and a gate-like BC to nodes touching the insulator. These different BCs will lead to abrupt variations in potential around the corner that can lead to convergence issues, especially if the Avalanche model is switched on. The simplest solution to this problem is to use a workfunction specification for an electrode, which leads to a flat band condition around the corner.
  6. Often, using more realistic physics and solution methods can lead to better convergence (see Section 2.3.2 Realistic Physics and Solution Methods).
  7. Use Sentaurus Device tools to find out which equation is responsible for problems and where it is in the device (see Section 2.3.3 Tools for Debugging Convergence Problems).

2.3.2 Realistic Physics and Solution Methods

Often, removing some numeric idealities can improve convergence, as follows:

2.3.3 Tools for Debugging Convergence Problems

Sentaurus Device provides the keywords CNormPrint and NewtonPlot, which constitute powerful tools to understand and resolve convergence issues.

CNormPrint prints, after each Newton iteration, one line for each equation being solved, with the name of the equation, the maximum update error, its corresponding coordinate, and the value of the solution variable at that location. Inspection of the output or log files typically indicates which equation is responsible for convergence problems and the location where errors are largest.

NewtonPlot plots TDR files with maps of errors and residuals for each equation, which is essentially the same information as CNormPrint, but in a more comprehensive and graphical way.

In both cases, the information is most useful after the Newton iteration that brought the solution closest to convergence, with often only one equation still struggling. In addition, you are typically interested in Newton plots only when the simulation is on the verge of failing to converge, that is, when the bias step is close to its minimum allowed by the MinStep keyword.

The following Math section excerpt demonstrates how to switch on these convergence-monitoring tools in such a way that Newton plots are created only for small bias steps and for the iteration that was closest to convergence:

Math {
  ...
  CNormPrint
  NewtonPlot (Error MinError Residual)
}

The generated NewtonPlot TDR files in this example are named n@node@_np_<iteration number>_min_des.tdr. The choice of file name is specified in the File section:

File {
  ...
  NewtonPlot= "n@node@_np_%d_%d_des.tdr"
}

The first C-format specifier (%d) is replaced by the bias step number and the second C-format specifier is replaced by min since you chose to plot only a file for the Newton iteration that is closest to convergence.

See Section 6. Nonlinear System Newton Solver for further help on how to improve convergence.

2.4 My simulation runs slowly. How can I speed it up?

Devices based on wide-bandgap materials are usually used in power applications and are often large. As a consequence, mesh sizes also tend to be large and simulations take longer than simulations of devices for other applications.

The default linear solver SUPER is the most accurate and leads to the most robust simulations. Therefore, SUPER is typically the linear solver of choice when simulating wide-bandgap-based devices. However, significant progress has been made with the iterative solver ILS, which is significantly faster than SUPER. In addition, while SUPER can be used only for single-thread (single CPU core) simulations, ILS can be parallelized and can take advantage of modern multicore machines.

The ILS solver with default numeric parameters leads to simulations that are typically not robust enough. However, by tightening up some of its numeric parameters, you can run robust simulations of SiC- and GaN-based devices significantly faster than with the SUPER solver.

Typical Math sections are listed in Section 15.4 SiC-Specific Numeric Parameters and Section 16.6 AlGaN-Specific Numeric Parameters. However, depending on the specific application, other more relaxed settings might work faster.

To benefit from the multicore capability of the ILS solver, the number of parallel threads is set with NumberOfThreads:

Math {
  ...
  NumberOfThreads=4    * Simulation uses 4 threads (requires parallel license)
  ...
}

See Section 9.4 Linear Solvers for details about ILS numeric parameters.

2.5 Relevant Application Notes

App. 1
Sentaurus Technology Template: Simulation of DC Characteristics of a GaN-Based HFET, available from ../Applications_Library/Hetero/HFET_GaN_DC.
App. 2
Optimization of GaN MISFET and DC Boost Converter Circuit, available from ../Applications_Library/Power/BoostConverter_GaN-SiC/BoostConverter_MixedMode.
App. 3
Simulation of Normally Off AlGaN/GaN HFET With p-Type GaN Gate and AlGaN Buffer, available from ../Applications_Library/Power/GaN/HFET_pGate_GaN.
App. 4
Process and Device Simulation of 4H-SiC NMOS Device Using TCAD Sentaurus, available from ../Applications_Library/Power/SiC/NMOS_SiC-4H.
App. 5
Simulation of 4H-SiC p-IGBT With TCAD Sentaurus, available from ../Applications_Library/Power/SiC/pIGBT_SiC-4H.

2.6 References

Ref. 1
O. Ambacher et al., "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaN/GaN heterostructures," Journal of Applied Physics, vol. 85, no. 6, pp. 3222–3233, 1999.

main menu    |   module menu    |   << previous section    |   next section >>